About: ETRAX CRIS

Facets (new session)
Description
Metadata
Settings
- Rule:
- Inverse Functional Properties:
- "Same As":

About: ETRAX CRIS Goto Sponge NotDistinct Permalink

An Entity of Type : yago:WikicatEmbeddedMicroprocessors, within Data Space : dbpedia.demo.openlinksw.com associated with source document(s)
QRcode icon

http://dbpedia.demo.openlinksw.com/c/5vzyxaNzk1

The ETRAX CRIS is a RISC ISA and series of CPUs designed and manufactured by Axis Communications for use in embedded systems since 1993. The name is an acronym of the chip's features: Ethernet, Token Ring, AXis - Code Reduced Instruction Set. Token Ring support has been taken out from the latest chips as it has become obsolete.

Attributes	Values
rdf:type	yago:WikicatMicroprocessors yago:Artifact100021939 yago:Chip103020034 yago:Conductor103088707 yago:Device103183080 yago:Instrumentality103575240 yago:Microprocessor103760310 yago:Object100002684 yago:PhysicalEntity100001930 television show yago:SemiconductorDevice104171831 yago:Whole100003553 yago:WikicatEmbeddedMicroprocessors
rdfs:label	ETRAX CRIS (de) ETRAX CRIS (es) ETRAX CRIS (en)
rdfs:comment	The ETRAX CRIS is a RISC ISA and series of CPUs designed and manufactured by Axis Communications for use in embedded systems since 1993. The name is an acronym of the chip's features: Ethernet, Token Ring, AXis - Code Reduced Instruction Set. Token Ring support has been taken out from the latest chips as it has become obsolete. (en) ETRAX CRIS bezeichnet eine Prozessorfamilie von . Dabei steht ETRAX für Ethernet, Token Ring, Achse (engl. AXis), auch wenn der Begriff nicht länger korrekt ist, weil der Token Ring Support bei den jüngeren Modellen entfernt wurde. Diese Prozessoren basieren auf dem Code Reduced Instruction Set (CRIS). (de) ETRAX CRIS es una serie de microprocesadores diseñados y fabricados por Axis Communications para su uso en sistemas embebidos desde 1993[1]. El nombre es un acrónimo en inglés de las características del chip: Ethernet, Token Ring, AXis - Code Reduced Instruction Set. El soporte Token ring ha sido eliminado de los últimos modelos por quedar obsoleto. (es)
foaf:depiction
dct:subject	Embedded microprocessors
Wikipage page ID	3315647 (xsd:integer)
Wikipage revision ID	1100831737 (xsd:integer)
Link from a Wikipage to another Wikipage	MD5 Universal Serial Bus Instructions per second SHA-1 Triple DES Linux kernel Cache (computing) Comparison of synchronous and asynchronous signalling AT Attachment PHY Thermal design power Axis Communications Data Encryption Standard Acronym Advanced Encryption Standard PCI Express PC Card Central processing unit Direct memory access Microcontroller Asynchronous serial communication Embedded microprocessors Token Ring Embedded systems IBM 3270 Instruction set architecture Memory management unit Million instructions per second Synchronous dynamic random-access memory System on a chip Reduced instruction set computer Ethernet IBM 5250 SCSI RISC Twinax Wide SCSI
Link from a Wikipage to an external page	http://developer.axis.com/wiki http://developer.axis.com
sameAs	ETRAX CRIS ETRAX CRIS ETRAX CRIS ETRAX CRIS ETRAX CRIS ETRAX CRIS ETRAX CRIS
dbp:wikiPageUsesTemplate	dbt:Reflist
thumbnail	wiki-commons:Special:FilePath/Elphel_axis_side.jpg?width=300
has abstract	The ETRAX CRIS is a RISC ISA and series of CPUs designed and manufactured by Axis Communications for use in embedded systems since 1993. The name is an acronym of the chip's features: Ethernet, Token Ring, AXis - Code Reduced Instruction Set. Token Ring support has been taken out from the latest chips as it has become obsolete. (en) ETRAX CRIS bezeichnet eine Prozessorfamilie von . Dabei steht ETRAX für Ethernet, Token Ring, Achse (engl. AXis), auch wenn der Begriff nicht länger korrekt ist, weil der Token Ring Support bei den jüngeren Modellen entfernt wurde. Diese Prozessoren basieren auf dem Code Reduced Instruction Set (CRIS). (de) ETRAX CRIS es una serie de microprocesadores diseñados y fabricados por Axis Communications para su uso en sistemas embebidos desde 1993[1]. El nombre es un acrónimo en inglés de las características del chip: Ethernet, Token Ring, AXis - Code Reduced Instruction Set. El soporte Token ring ha sido eliminado de los últimos modelos por quedar obsoleto. (es)
gold:hypernym	Series
prov:wasDerivedFrom	wikipedia-en:ETRAX_CRIS?oldid=1100831737&ns=0
page length (characters) of wiki page	4698 (xsd:nonNegativeInteger)
foaf:isPrimaryTopicOf	wikipedia-en:ETRAX_CRIS
is Link from a Wikipage to another Wikipage of	QEMU Delay slot ΜClinux List of router and firewall distributions Comparison of open-source operating systems GNU Compiler Collection GNU Debugger Lineo Comparison of operating system kernels Axis Communications GNU Cris Linux on embedded systems List of Linux-supported computer architectures OpenWrt Axis 82 CRISv32
is Wikipage redirect of	Axis 82 CRISv32

Faceted Search & Find service v1.17_git147 as of Sep 06 2024

Alternative Linked Data Documents: ODE Content Formats:

RDF

ODATA

Microdata

About

OpenLink Virtuoso version 08.03.3332 as of Dec 5 2024, on Linux (x86_64-generic-linux-glibc212), Single-Server Edition (378 GB total memory, 64 GB memory in use)
Data on this page belongs to its respective rights holders.
Virtuoso Faceted Browser Copyright © 2009-2024 OpenLink Software