About: DEC J-11     Goto   Sponge   NotDistinct   Permalink

An Entity of Type : yago:Whole100003553, within Data Space : dbpedia.demo.openlinksw.com associated with source document(s)
QRcode icon
http://dbpedia.demo.openlinksw.com/describe/?url=http%3A%2F%2Fdbpedia.org%2Fresource%2FDEC_J-11&invfp=IFP_OFF&sas=SAME_AS_OFF

The J-11 is a microprocessor chip set that implements the PDP-11 instruction set architecture (ISA) jointly developed by Digital Equipment Corporation and Intersil. It was a high-end chip set designed to integrate the performance and features of the PDP-11/70 onto a handful of chips. It was used in the PDP-11/73, PDP-11/83 and Professional 380. The design originally was intended to support multiple control chips to allow implementation of additional instructions such as the Commercial Instruction Set (CIS), but no such control chips were ever offered. * * * * * Die shot of DC335 control chip. *

AttributesValues
rdf:type
rdfs:label
  • DEC J-11 (en)
rdfs:comment
  • The J-11 is a microprocessor chip set that implements the PDP-11 instruction set architecture (ISA) jointly developed by Digital Equipment Corporation and Intersil. It was a high-end chip set designed to integrate the performance and features of the PDP-11/70 onto a handful of chips. It was used in the PDP-11/73, PDP-11/83 and Professional 380. The design originally was intended to support multiple control chips to allow implementation of additional instructions such as the Commercial Instruction Set (CIS), but no such control chips were ever offered. * * * * * Die shot of DC335 control chip. * (en)
foaf:depiction
  • http://commons.wikimedia.org/wiki/Special:FilePath/KL_DEC_J11.jpg
  • http://commons.wikimedia.org/wiki/Special:FilePath/1831VM1.jpg
  • http://commons.wikimedia.org/wiki/Special:FilePath/DEC_J-11_Control_chip_die.jpg
  • http://commons.wikimedia.org/wiki/Special:FilePath/DEC_J-11_Data_chip_die.jpg
  • http://commons.wikimedia.org/wiki/Special:FilePath/DEC_J-11_FPA_die.jpg
  • http://commons.wikimedia.org/wiki/Special:FilePath/DEC_Pro-380_CPU.jpg
  • http://commons.wikimedia.org/wiki/Special:FilePath/J11_bottom.jpg
  • http://commons.wikimedia.org/wiki/Special:FilePath/J11_top.jpg
dcterms:subject
Wikipage page ID
Wikipage revision ID
Link from a Wikipage to another Wikipage
sameAs
dbp:wikiPageUsesTemplate
thumbnail
has abstract
  • The J-11 is a microprocessor chip set that implements the PDP-11 instruction set architecture (ISA) jointly developed by Digital Equipment Corporation and Intersil. It was a high-end chip set designed to integrate the performance and features of the PDP-11/70 onto a handful of chips. It was used in the PDP-11/73, PDP-11/83 and Professional 380. It consisted of a data path chip and a control chip in ceramic leadless packages mounted on a single ceramic hybrid DIP package. The control chip incorporated a control sequencer and a microcode ROM. An optional separate floating-point accelerator (FPA) chip could be used, and was packaged in a standard DIP. The data path chip and control chip were fabricated by Intersil in a CMOS process while the FPA was fabricated by Digital in their "ZMOS" NMOS process. The design originally was intended to support multiple control chips to allow implementation of additional instructions such as the Commercial Instruction Set (CIS), but no such control chips were ever offered. A clone of the J-11 was manufactured in the Soviet Union under the designation KN1831VM1 (Russian: КН1831ВМ1). * Top side of J-11 microprocessor hybrid. DC335 control chip on left, DC334 data path chip on right. US dime for scale. * Bottomside of J-11 microprocessor hybrid showing unused mounting positions for two additional control chips. * J-11 on the motherboard of a DEC Professional 380. * KN1831VM1: Soviet clone of the J-11. * Die shot of DC335 control chip. * Die shot of DC334 data path chip. * Die shot of DC321 FPA chip. (en)
gold:hypernym
prov:wasDerivedFrom
page length (characters) of wiki page
foaf:isPrimaryTopicOf
is Link from a Wikipage to another Wikipage of
is CPU of
is foaf:primaryTopic of
Faceted Search & Find service v1.17_git139 as of Feb 29 2024


Alternative Linked Data Documents: ODE     Content Formats:   [cxml] [csv]     RDF   [text] [turtle] [ld+json] [rdf+json] [rdf+xml]     ODATA   [atom+xml] [odata+json]     Microdata   [microdata+json] [html]    About   
This material is Open Knowledge   W3C Semantic Web Technology [RDF Data] Valid XHTML + RDFa
OpenLink Virtuoso version 08.03.3330 as of Mar 19 2024, on Linux (x86_64-generic-linux-glibc212), Single-Server Edition (378 GB total memory, 67 GB memory in use)
Data on this page belongs to its respective rights holders.
Virtuoso Faceted Browser Copyright © 2009-2024 OpenLink Software