About: Tensilica Instruction Extension     Goto   Sponge   NotDistinct   Permalink

An Entity of Type : yago:WikicatHardwareDescriptionLanguages, within Data Space : dbpedia.demo.openlinksw.com associated with source document(s)
QRcode icon
http://dbpedia.demo.openlinksw.com/describe/?url=http%3A%2F%2Fdbpedia.org%2Fresource%2FTensilica_Instruction_Extension&invfp=IFP_OFF&sas=SAME_AS_OFF

Tensilica Instruction Extension refers to the proprietary language that is used to customize Tensilica's Xtensa processor core architecture. By using TIE, the user can customize the Xtensa architecture by adding custom instructions and register files, instantiating TIE Ports and Queues for multiprocessor communication, and adding pre-configured extensions (such as Tensilica's DSP). Software applications can greatly benefit from properly targeted user-defined instructions, while TIE ports and TIE queues facilitate multiprocessor communication by adding separate input and output interfaces to the processor core. Using the TIE language and Xtensa Xplorer toolkit, the generation and verification of the instructions used to extend the processor ISA are automated. Such automation helps to reduce

AttributesValues
rdf:type
rdfs:label
  • Tensilica Instruction Extension (ca)
  • Tensilica Instruction Extension (es)
  • Tensilica Instruction Extension (en)
rdfs:comment
  • Tensilica Instruction Extension (TIE) refiere al lenguaje propietario usado para personalizar la arquitectura de los núcleos de los procesadores Xtensa de Tensilica.​ Usando TIE, el usuario puede modificar la arquitectura Xtensa agregando instrucciones y registros personalizados, instanciar puertos y colas TIE para comunicación multiprocesadores y agregar extensiones pre-configuradas (tales como Tensilica DSP).​ Las aplicaciones de software pueden beneficiarse en gran manera de instrucciones definidas por el usuario bien dirigidas, mientras que los puertos y colas TIE facilitan la comunicación multiprocesadores agregando interfaces I/O al núcleo del procesador.​ Usando el lenguaje TIE, el kit de herramientas Xtensa Xplorer se automatiza la generación y verificación de las instrucciones usa (es)
  • Tensilica Instruction Extension refers to the proprietary language that is used to customize Tensilica's Xtensa processor core architecture. By using TIE, the user can customize the Xtensa architecture by adding custom instructions and register files, instantiating TIE Ports and Queues for multiprocessor communication, and adding pre-configured extensions (such as Tensilica's DSP). Software applications can greatly benefit from properly targeted user-defined instructions, while TIE ports and TIE queues facilitate multiprocessor communication by adding separate input and output interfaces to the processor core. Using the TIE language and Xtensa Xplorer toolkit, the generation and verification of the instructions used to extend the processor ISA are automated. Such automation helps to reduce (en)
dcterms:subject
Wikipage page ID
Wikipage revision ID
Link from a Wikipage to another Wikipage
Link from a Wikipage to an external page
sameAs
dbp:wikiPageUsesTemplate
has abstract
  • Tensilica Instruction Extension (TIE) refiere al lenguaje propietario usado para personalizar la arquitectura de los núcleos de los procesadores Xtensa de Tensilica.​ Usando TIE, el usuario puede modificar la arquitectura Xtensa agregando instrucciones y registros personalizados, instanciar puertos y colas TIE para comunicación multiprocesadores y agregar extensiones pre-configuradas (tales como Tensilica DSP).​ Las aplicaciones de software pueden beneficiarse en gran manera de instrucciones definidas por el usuario bien dirigidas, mientras que los puertos y colas TIE facilitan la comunicación multiprocesadores agregando interfaces I/O al núcleo del procesador.​ Usando el lenguaje TIE, el kit de herramientas Xtensa Xplorer se automatiza la generación y verificación de las instrucciones usadas para extender el procesador ISA. Esta automatización ayuda a reducir el tiempo de verificación de hardware que típicamente consume un gran porcentaje de la duración de los proyectos.​ (es)
  • Tensilica Instruction Extension refers to the proprietary language that is used to customize Tensilica's Xtensa processor core architecture. By using TIE, the user can customize the Xtensa architecture by adding custom instructions and register files, instantiating TIE Ports and Queues for multiprocessor communication, and adding pre-configured extensions (such as Tensilica's DSP). Software applications can greatly benefit from properly targeted user-defined instructions, while TIE ports and TIE queues facilitate multiprocessor communication by adding separate input and output interfaces to the processor core. Using the TIE language and Xtensa Xplorer toolkit, the generation and verification of the instructions used to extend the processor ISA are automated. Such automation helps to reduce the hardware verification time that typically consumes a large percentage of the project duration of a typical hardware developed for the same functionality. (en)
prov:wasDerivedFrom
page length (characters) of wiki page
foaf:isPrimaryTopicOf
is Link from a Wikipage to another Wikipage of
is Wikipage disambiguates of
is foaf:primaryTopic of
Faceted Search & Find service v1.17_git139 as of Feb 29 2024


Alternative Linked Data Documents: ODE     Content Formats:   [cxml] [csv]     RDF   [text] [turtle] [ld+json] [rdf+json] [rdf+xml]     ODATA   [atom+xml] [odata+json]     Microdata   [microdata+json] [html]    About   
This material is Open Knowledge   W3C Semantic Web Technology [RDF Data] Valid XHTML + RDFa
OpenLink Virtuoso version 08.03.3330 as of Mar 19 2024, on Linux (x86_64-generic-linux-glibc212), Single-Server Edition (378 GB total memory, 55 GB memory in use)
Data on this page belongs to its respective rights holders.
Virtuoso Faceted Browser Copyright © 2009-2024 OpenLink Software