In parallel computing, the Geometric Arithmetic Parallel Processor (GAPP), invented by Polish mathematician in 1981, was patented by Martin Marietta and is now owned by Silicon Optix, Inc. The GAPP's network topology is a mesh-connected array of single-bit SIMD processing elements (PEs), where each PE can communicate with its neighbor to the north, east, south, and west. Each cell has its own memory. The space of addresses is the same for all cells. The data travels from the cell memories to the cell registers, and in the opposite direction, in parallel. Characteristically, the cell's arithmetic logic unit (ALU) (that is, its PE) in the early versions of GAPP was nothing but a 1-bit full-adder/subtractor, which efficiently served both the complex arithmetic as well as logical functions, a
| Attributes | Values |
|---|
| rdfs:label
| - Geometric Arithmetic Parallel Processor (en)
|
| rdfs:comment
| - In parallel computing, the Geometric Arithmetic Parallel Processor (GAPP), invented by Polish mathematician in 1981, was patented by Martin Marietta and is now owned by Silicon Optix, Inc. The GAPP's network topology is a mesh-connected array of single-bit SIMD processing elements (PEs), where each PE can communicate with its neighbor to the north, east, south, and west. Each cell has its own memory. The space of addresses is the same for all cells. The data travels from the cell memories to the cell registers, and in the opposite direction, in parallel. Characteristically, the cell's arithmetic logic unit (ALU) (that is, its PE) in the early versions of GAPP was nothing but a 1-bit full-adder/subtractor, which efficiently served both the complex arithmetic as well as logical functions, a (en)
|
| dcterms:subject
| |
| Wikipage page ID
| |
| Wikipage revision ID
| |
| Link from a Wikipage to another Wikipage
| |
| sameAs
| |
| dbp:wikiPageUsesTemplate
| |
| has abstract
| - In parallel computing, the Geometric Arithmetic Parallel Processor (GAPP), invented by Polish mathematician in 1981, was patented by Martin Marietta and is now owned by Silicon Optix, Inc. The GAPP's network topology is a mesh-connected array of single-bit SIMD processing elements (PEs), where each PE can communicate with its neighbor to the north, east, south, and west. Each cell has its own memory. The space of addresses is the same for all cells. The data travels from the cell memories to the cell registers, and in the opposite direction, in parallel. Characteristically, the cell's arithmetic logic unit (ALU) (that is, its PE) in the early versions of GAPP was nothing but a 1-bit full-adder/subtractor, which efficiently served both the complex arithmetic as well as logical functions, and with the help of shifts it served also the geometric transformations—in short, it was doing all three types of the tasks (while other designs used three separate hardware special-purpose units instead). The 10,000-element GAPP grew to 82,944 elements by 1992. In its most recent incarnation (as of 2004), the systems by Teranex utilize GAPP arrays of up to 294,912 processing elements. (en)
|
| prov:wasDerivedFrom
| |
| page length (characters) of wiki page
| |
| foaf:isPrimaryTopicOf
| |
| is Link from a Wikipage to another Wikipage
of | |
| is Wikipage redirect
of | |
| is foaf:primaryTopic
of | |
![[cxml]](/fct/images/cxml_doc.png)
![[csv]](/fct/images/csv_doc.png)
![[text]](/fct/images/ntriples_doc.png)
![[turtle]](/fct/images/n3turtle_doc.png)
![[ld+json]](/fct/images/jsonld_doc.png)
![[rdf+json]](/fct/images/json_doc.png)
![[rdf+xml]](/fct/images/xml_doc.png)
![[atom+xml]](/fct/images/atom_doc.png)
![[html]](/fct/images/html_doc.png)
![[RDF Data]](/fct/images/sw-rdf-blue.png)