About: High-level synthesis

Facets (new session)
Description
Metadata
Settings
- Rule:
- Inverse Functional Properties:
- "Same As":

About: High-level synthesis Goto Sponge NotDistinct Permalink

An Entity of Type : dbo:Election, within Data Space : dbpedia.demo.openlinksw.com associated with source document(s)
QRcode icon

http://dbpedia.demo.openlinksw.com/describe/?url=http%3A%2F%2Fdbpedia.org%2Fresource%2FHigh-level_synthesis

High-level synthesis (HLS), sometimes referred to as C synthesis, electronic system-level (ESL) synthesis, algorithmic synthesis, or behavioral synthesis, is an automated design process that takes an abstract behavioral specification of a digital system and finds a register-transfer level structure that realizes the given behavior. Hardware can be designed at varying levels of abstraction. The commonly used levels of abstraction are gate level, register-transfer level (RTL), and algorithmic level.

Attributes	Values
rdf:type	Election
rdfs:label	High-level synthesis (en) 高级综合 (zh)
rdfs:comment	高级综合（High-level Synthesis，縮寫 HLS），又譯高层次综合，另又稱C合成（C synthesis）、電子系統層次合成（Electronic System Level synthesis，縮寫 ESL synthesis），是将电路设计规范的算法级或行为级描述在一定的约束条件下转化为描述的方法和过程。高层次综合又称为行为级综合、算法级综合等。它使设计者能够在更高层次进行，更快速有效地在较高层次设计验证和仿真，而较低层次的工作由工具来完成，从而让设计工程师可以有更多的精力和更充分的条件去进行设计空间的搜索，寻求最佳的设计方案。 HLS 的过程通常基本包括、编译、、调度、、控制器、、RTL 、、和反编译等几个部分。编译、转换部分决定了软件的兼容性和易用性，调度（schedule）和分配（binding）主要决定了产生的 RTL 的性能、资源大小等。 (zh) High-level synthesis (HLS), sometimes referred to as C synthesis, electronic system-level (ESL) synthesis, algorithmic synthesis, or behavioral synthesis, is an automated design process that takes an abstract behavioral specification of a digital system and finds a register-transfer level structure that realizes the given behavior. Hardware can be designed at varying levels of abstraction. The commonly used levels of abstraction are gate level, register-transfer level (RTL), and algorithmic level. (en)
dcterms:subject	Electronic design automation Hardware acceleration
Wikipage page ID	19878629 (xsd:integer)
Wikipage revision ID	1120864408 (xsd:integer)
Link from a Wikipage to another Wikipage	Cadence Design Systems Electronic design automation Algorithm Electronic design automation Hardware acceleration VHDL Verilog .NET Framework Mentor Graphics End-of-life (product) NEC SystemC MATLAB Clock signal Hardware acceleration C++ Transcompile Logic synthesis Bluespec, Inc. Digital electronics Forte Design Systems Electronic system-level Logic gate Register-transfer level Hardware description language ANSI C Synopsys SystemVerilog High-level verification C to HDL Sony Catapult C Finite-state machine Mathworks dbr:Impulse_Accelerated_Technologies dbr:Calypto_Design_Systems dbr:Concurrent_EDA
Link from a Wikipage to an external page	http://www.nkavvadias.com/hercules/ https://github.com/JulianKemmerer/PipelineC http://legup.eecg.utoronto.ca http://www.yxi.com http://panda.dei.polimi.it/%3Fpage_id=81 http://roccc.cs.ucr.edu/ http://tima.imag.fr/sls/research-projects/augh/ http://www.fpga-cores.com/instant-soc/ https://cacheq.com/ https://hastlayer.com/ https://www.youtube.com/watch%3Fv=kgae3Wzqngs&list=PLo7bVbJhQ6qzK6ELKCm8H_WEzzcr5YXHC http://www.xilinx.com/products/design-tools/vivado/index.htm https://www.intel.com/content/www/us/en/software/programmable/quartus-prime/hls-compiler.html https://www.mathworks.com/products/hdl-coder.html http://www.deepchip.com/posts/0480.html http://www.cl.cam.ac.uk/research/srg/han/hprls/orangepath/kiwic.html https://www.mentor.com/hls-lp/catapult-high-level-synthesis/ http://www.gaut.fr https://www.legupcomputing.com https://github.com/etherzhhb/Shang https://www.cadence.com/en_US/home/tools/digital-design-and-signoff/synthesis/stratus-high-level-synthesis.html
sameAs	High-level synthesis High-level synthesis High-level synthesis High-level synthesis
dbp:wikiPageUsesTemplate	dbt:Cite_book dbt:Cite_journal dbt:More_citations_needed dbt:Multiple_issues dbt:Reflist dbt:Short_description dbt:Use_American_English dbt:Self-published_inline dbt:Unbalanced dbt:Hardware_acceleration dbt:Digital_electronics
has abstract	High-level synthesis (HLS), sometimes referred to as C synthesis, electronic system-level (ESL) synthesis, algorithmic synthesis, or behavioral synthesis, is an automated design process that takes an abstract behavioral specification of a digital system and finds a register-transfer level structure that realizes the given behavior. Synthesis begins with a high-level specification of the problem, where behavior is generally decoupled from low-level circuit mechanics such as clock-level timing. Early HLS explored a variety of input specification languages, although recent research and commercial applications generally accept synthesizable subsets of ANSI C/C++/SystemC/MATLAB. The code is analyzed, architecturally constrained, and scheduled to transcompile into a register-transfer level (RTL) design in a hardware description language (HDL), which is in turn commonly synthesized to the gate level by the use of a logic synthesis tool. The goal of HLS is to let hardware designers efficiently build and verify hardware, by giving them better control over optimization of their design architecture, and through the nature of allowing the designer to describe the design at a higher level of abstraction while the tool does the RTL implementation. Verification of the RTL is an important part of the process. Hardware can be designed at varying levels of abstraction. The commonly used levels of abstraction are gate level, register-transfer level (RTL), and algorithmic level. While logic synthesis uses an RTL description of the design, high-level synthesis works at a higher level of abstraction, starting with an algorithmic description in a high-level language such as SystemC and ANSI C/C++. The designer typically develops the module functionality and the interconnect protocol. The high-level synthesis tools handle the micro-architecture and transform untimed or partially timed functional code into fully timed RTL implementations, automatically creating cycle-by-cycle detail for hardware implementation. The (RTL) implementations are then used directly in a conventional logic synthesis flow to create a gate-level implementation. (en) 高级综合（High-level Synthesis，縮寫 HLS），又譯高层次综合，另又稱C合成（C synthesis）、電子系統層次合成（Electronic System Level synthesis，縮寫 ESL synthesis），是将电路设计规范的算法级或行为级描述在一定的约束条件下转化为描述的方法和过程。高层次综合又称为行为级综合、算法级综合等。它使设计者能够在更高层次进行，更快速有效地在较高层次设计验证和仿真，而较低层次的工作由工具来完成，从而让设计工程师可以有更多的精力和更充分的条件去进行设计空间的搜索，寻求最佳的设计方案。 HLS 的过程通常基本包括、编译、、调度、、控制器、、RTL 、、和反编译等几个部分。编译、转换部分决定了软件的兼容性和易用性，调度（schedule）和分配（binding）主要决定了产生的 RTL 的性能、资源大小等。 (zh)
gold:hypernym	Process
prov:wasDerivedFrom	wikipedia-en:High-level_synthesis?oldid=1120864408&ns=0
page length (characters) of wiki page	22383 (xsd:nonNegativeInteger)
foaf:isPrimaryTopicOf	wikipedia-en:High-level_synthesis
is Link from a Wikipage to another Wikipage of	Cadence Design Systems Saraju Mohanty Electronic design automation Electronic system-level design and verification Alice C. Parker Louise Trevillyan SystemC Application checkpointing Siemens EDA Hardware acceleration Hardware watermarking R. Iris Bahar

Faceted Search & Find service v1.17_git139 as of Feb 29 2024

Alternative Linked Data Documents: ODE Content Formats:

RDF

ODATA

Microdata

About

OpenLink Virtuoso version 08.03.3330 as of Mar 19 2024, on Linux (x86_64-generic-linux-glibc212), Single-Server Edition (378 GB total memory, 59 GB memory in use)
Data on this page belongs to its respective rights holders.
Virtuoso Faceted Browser Copyright © 2009-2024 OpenLink Software