About: Intel Hub Architecture     Goto   Sponge   NotDistinct   Permalink

An Entity of Type : yago:Whole100003553, within Data Space : dbpedia.demo.openlinksw.com associated with source document(s)
QRcode icon
http://dbpedia.demo.openlinksw.com/describe/?url=http%3A%2F%2Fdbpedia.org%2Fresource%2FIntel_Hub_Architecture

Intel Hub Architecture (IHA), also known as Accelerated Hub Architecture (AHA) was Intel's architecture for the 8xx family of chipsets, starting in 1999 with the Intel 810. It uses a memory controller hub (MCH) that is connected to an I/O controller hub (ICH) via a 266 MB/s bus. The MCH chip supports memory and AGP (replaced by PCI Express in 9xx series chipsets), while the ICH chip provides connectivity for PCI (revision 2.2 before ICH5 series and revision 2.3 since ICH5 series), USB (version 1.1 before ICH4 series and version 2.0 since ICH4 series), sound (originally AC'97, Azalia added in ICH6 series), IDE hard disks (supplemented by Serial ATA since ICH5 series, fully replaced IDE since ICH8 series for desktops and ICH9 series for notebooks) and LAN (uncommonly activated on desktop mot

AttributesValues
rdf:type
rdfs:label
  • الهندسة المعمارية المركزية من إنتل (ar)
  • Intel Hub Architecture (en)
rdfs:comment
  • الهندسة المعمارية المركزية من إنتل (IHA) (Intel Hub Architecture)هي الهندسة المعمارية لشرائح إنتل من عائلة 8xx، بداية من . تستخدم مركز التحكم بالذاكرة (MCH) والمرتبطة مع مركز التحكم بالمدخلات والمخرجات (ICH) من خلال ناقل بسرعة 266 ميجابايت/ثانية. وهذا ما يسمى بعض الأحيان اتصال الوسائط المباشر (DMI). شريحة MCH تدعم الذاكرة ومنفذ الرسوميات السريع (AGP)، بينما توفر شريحة ICH اتصال لمنفذ الملحقات الإضافية (PCI),ناقل متسلسل عام (USB), الصوت, الأقراص الصلبة IDE والشبكة المحلية (LAN). (ar)
  • Intel Hub Architecture (IHA), also known as Accelerated Hub Architecture (AHA) was Intel's architecture for the 8xx family of chipsets, starting in 1999 with the Intel 810. It uses a memory controller hub (MCH) that is connected to an I/O controller hub (ICH) via a 266 MB/s bus. The MCH chip supports memory and AGP (replaced by PCI Express in 9xx series chipsets), while the ICH chip provides connectivity for PCI (revision 2.2 before ICH5 series and revision 2.3 since ICH5 series), USB (version 1.1 before ICH4 series and version 2.0 since ICH4 series), sound (originally AC'97, Azalia added in ICH6 series), IDE hard disks (supplemented by Serial ATA since ICH5 series, fully replaced IDE since ICH8 series for desktops and ICH9 series for notebooks) and LAN (uncommonly activated on desktop mot (en)
dcterms:subject
Wikipage page ID
Wikipage revision ID
Link from a Wikipage to another Wikipage
Link from a Wikipage to an external page
sameAs
dbp:wikiPageUsesTemplate
has abstract
  • الهندسة المعمارية المركزية من إنتل (IHA) (Intel Hub Architecture)هي الهندسة المعمارية لشرائح إنتل من عائلة 8xx، بداية من . تستخدم مركز التحكم بالذاكرة (MCH) والمرتبطة مع مركز التحكم بالمدخلات والمخرجات (ICH) من خلال ناقل بسرعة 266 ميجابايت/ثانية. وهذا ما يسمى بعض الأحيان اتصال الوسائط المباشر (DMI). شريحة MCH تدعم الذاكرة ومنفذ الرسوميات السريع (AGP)، بينما توفر شريحة ICH اتصال لمنفذ الملحقات الإضافية (PCI),ناقل متسلسل عام (USB), الصوت, الأقراص الصلبة IDE والشبكة المحلية (LAN). تدعي إنتل، انه بسبب القناة فائقة السرعة بين الأقسام فإن IHA أسرع من تصميم الجسر الشمالي/الجنوبي، والتي تربط كل المنافذ السريعة بناقل منفذ الملحقات الإضافية (PCI). كما يحسن الـ IHA نقل البينات على حسب النوع. (ar)
  • Intel Hub Architecture (IHA), also known as Accelerated Hub Architecture (AHA) was Intel's architecture for the 8xx family of chipsets, starting in 1999 with the Intel 810. It uses a memory controller hub (MCH) that is connected to an I/O controller hub (ICH) via a 266 MB/s bus. The MCH chip supports memory and AGP (replaced by PCI Express in 9xx series chipsets), while the ICH chip provides connectivity for PCI (revision 2.2 before ICH5 series and revision 2.3 since ICH5 series), USB (version 1.1 before ICH4 series and version 2.0 since ICH4 series), sound (originally AC'97, Azalia added in ICH6 series), IDE hard disks (supplemented by Serial ATA since ICH5 series, fully replaced IDE since ICH8 series for desktops and ICH9 series for notebooks) and LAN (uncommonly activated on desktop motherboards and notebooks, usually independent LAN controller were placed instead of PHY chip). Intel claimed that, because of the high-speed channel between the sections, the IHA was faster than the earlier northbridge/southbridge design, which hooked all low-speed ports to the PCI bus. The IHA also optimized data transfer based on data type. (en)
gold:hypernym
prov:wasDerivedFrom
page length (characters) of wiki page
foaf:isPrimaryTopicOf
is Link from a Wikipage to another Wikipage of
is Wikipage redirect of
is Wikipage disambiguates of
is replaces of
is foaf:primaryTopic of
Faceted Search & Find service v1.17_git139 as of Feb 29 2024


Alternative Linked Data Documents: ODE     Content Formats:   [cxml] [csv]     RDF   [text] [turtle] [ld+json] [rdf+json] [rdf+xml]     ODATA   [atom+xml] [odata+json]     Microdata   [microdata+json] [html]    About   
This material is Open Knowledge   W3C Semantic Web Technology [RDF Data] Valid XHTML + RDFa
OpenLink Virtuoso version 08.03.3330 as of Mar 19 2024, on Linux (x86_64-generic-linux-glibc212), Single-Server Edition (378 GB total memory, 52 GB memory in use)
Data on this page belongs to its respective rights holders.
Virtuoso Faceted Browser Copyright © 2009-2024 OpenLink Software