About: OpenPIC and MPIC

Facets (new session)
Description
Metadata
Settings
- Rule:
- Inverse Functional Properties:
- "Same As":

About: OpenPIC and MPIC Goto Sponge NotDistinct Permalink

An Entity of Type : owl:Thing, within Data Space : dbpedia.demo.openlinksw.com associated with source document(s)
QRcode icon

http://dbpedia.demo.openlinksw.com/describe/?url=http%3A%2F%2Fdbpedia.org%2Fresource%2FOpenPIC_and_MPIC

In order to compete with Intel's Advanced Programmable Interrupt Controller (APIC), which had enabled the first Intel 486-based multiprocessor systems, in early 1995 AMD and Cyrix proposed as somewhat similar-in-purpose OpenPIC architecture supporting up to 32 processors. The OpenPIC architecture had at least declarative support from IBM and Compaq around 1995. No x86 motherboard was released with OpenPIC however. After the OpenPIC's failure in the x86 market, AMD licensed the Intel APIC Architecture for its AMD Athlon and later processors.

Attributes	Values
rdfs:label	OpenPIC and MPIC (en)
rdfs:comment	In order to compete with Intel's Advanced Programmable Interrupt Controller (APIC), which had enabled the first Intel 486-based multiprocessor systems, in early 1995 AMD and Cyrix proposed as somewhat similar-in-purpose OpenPIC architecture supporting up to 32 processors. The OpenPIC architecture had at least declarative support from IBM and Compaq around 1995. No x86 motherboard was released with OpenPIC however. After the OpenPIC's failure in the x86 market, AMD licensed the Intel APIC Architecture for its AMD Athlon and later processors. (en)
dcterms:subject	Macintosh platform Freescale Semiconductor Advanced Micro Devices platforms Motherboard Interrupts IBM computer hardware
Wikipage page ID	41919547 (xsd:integer)
Wikipage revision ID	1102922937 (xsd:integer)
Link from a Wikipage to another Wikipage	PowerPC Power Mac G5 Programmable Interrupt Controller Macintosh platform PowerQUICC Compaq GeoPort QorIQ Classic Mac OS CoreConnect Apple Desktop Bus Apple Inc. Freescale Semiconductor Common Hardware Reference Platform AMD AMD Athlon Cyrix Advanced Micro Devices platforms Motherboard Advanced Programmable Interrupt Controller Interrupts Kernel-based Virtual Machine IBM computer hardware IBM Intel Intel 486 Intel APIC Architecture RS/6000 SCSI 8259 Freescale Multiprocessor dbr:Mac_I/O
Link from a Wikipage to an external page	http://opensource.apple.com/source/AppleMPIC/
sameAs	OpenPIC and MPIC OpenPIC and MPIC OpenPIC and MPIC
dbp:wikiPageUsesTemplate	dbt:Reflist
has abstract	In order to compete with Intel's Advanced Programmable Interrupt Controller (APIC), which had enabled the first Intel 486-based multiprocessor systems, in early 1995 AMD and Cyrix proposed as somewhat similar-in-purpose OpenPIC architecture supporting up to 32 processors. The OpenPIC architecture had at least declarative support from IBM and Compaq around 1995. No x86 motherboard was released with OpenPIC however. After the OpenPIC's failure in the x86 market, AMD licensed the Intel APIC Architecture for its AMD Athlon and later processors. IBM however developed their Multiprocessor Interrupt Controller (MPIC) based on the OpenPIC register specification. In the reference IBM design, the processors share the MPIC over a DCR bus, with their access to the bus controlled by a DCR Arbiter. MPIC supports up to four processors and up to 128 interrupt sources. Through various implementations, the MPIC was included in PowerPC reference designs and some retail computers. IBM used a MPIC based on OpenPIC 1.0 in their RS/6000 F50 and one based on OpenPIC 1.2 in their RS/6000 S70. Both of these systems also used a dual 8259 on their PCI-ISA bridges. An IBM MPIC was also used in the RS/6000 7046 Model B50. The Apple Hydra (MIO) chip (from the 1990s classic Mac OS era) implemented a MPIC alongside a SCSI controller, ADB controller, GeoPort controller, and timers. The Apple implementation of "Open PIC" (as the Apple documentation of this era spells it) in their first MIO chip for the Common Hardware Reference Platform was based on version 1.2 of the register specification and supported up to two processors and up to 20 interrupt sources. A MPIC was also incorporated in the newer K2 I/O controller used in the Power Mac G5s. Freescale also uses a MPIC ("compatible with the Open PIC") on all its PowerQUICC and QorIQ processors. The Linux Kernel-based Virtual Machine (KVM) supports a virtualized MPIC with up to 256 interrupts, based on the Freescale variants. (en)
prov:wasDerivedFrom	wikipedia-en:OpenPIC_and_MPIC?oldid=1102922937&ns=0
page length (characters) of wiki page	4958 (xsd:nonNegativeInteger)
foaf:isPrimaryTopicOf	wikipedia-en:OpenPIC_and_MPIC
is Link from a Wikipage to another Wikipage of	OpenPIC and IBM MPIC Advanced Programmable Interrupt Controller OpenPIC MultiProcessor Interrupt Controller
is Wikipage redirect of	OpenPIC and IBM MPIC OpenPIC MultiProcessor Interrupt Controller
is foaf:primaryTopic of	wikipedia-en:OpenPIC_and_MPIC

Faceted Search & Find service v1.17_git139 as of Feb 29 2024

Alternative Linked Data Documents: ODE Content Formats:

RDF

ODATA

Microdata

About

OpenLink Virtuoso version 08.03.3330 as of Mar 19 2024, on Linux (x86_64-generic-linux-glibc212), Single-Server Edition (378 GB total memory, 67 GB memory in use)
Data on this page belongs to its respective rights holders.
Virtuoso Faceted Browser Copyright © 2009-2024 OpenLink Software