About: Socket G3 Memory Extender     Goto   Sponge   NotDistinct   Permalink

An Entity of Type : yago:WikicatAdvancedMicroDevices, within Data Space : dbpedia.demo.openlinksw.com associated with source document(s)
QRcode icon
http://dbpedia.demo.openlinksw.com/c/2E6bBz2MLg

The Socket G3 Memory Extender (G3MX) was a planned Advanced Micro Devices' solution to the problem of connecting large amounts of memory to a single microprocessor. The G3MX was expected to be available on AMD 800S series chipset for server market starting from 2009, but was officially cancelled together with the cancellation of Socket G3 in early 2008. The obvious solution is to use a narrower, higher-speed bus to interface to memory, and to implement it as a point-to-point link, daisy-chaining additional modules. However, Intel have made two attempts at this, neither hugely successful:

AttributesValues
rdf:type
rdfs:label
  • Socket G3 Memory Extender (en)
rdfs:comment
  • The Socket G3 Memory Extender (G3MX) was a planned Advanced Micro Devices' solution to the problem of connecting large amounts of memory to a single microprocessor. The G3MX was expected to be available on AMD 800S series chipset for server market starting from 2009, but was officially cancelled together with the cancellation of Socket G3 in early 2008. The obvious solution is to use a narrower, higher-speed bus to interface to memory, and to implement it as a point-to-point link, daisy-chaining additional modules. However, Intel have made two attempts at this, neither hugely successful: (en)
dcterms:subject
Wikipage page ID
Wikipage revision ID
Link from a Wikipage to another Wikipage
Link from a Wikipage to an external page
sameAs
dbp:wikiPageUsesTemplate
has abstract
  • The Socket G3 Memory Extender (G3MX) was a planned Advanced Micro Devices' solution to the problem of connecting large amounts of memory to a single microprocessor. The G3MX was expected to be available on AMD 800S series chipset for server market starting from 2009, but was officially cancelled together with the cancellation of Socket G3 in early 2008. Electrical limitations preclude connecting more than 2 unbuffered DDR SDRAM DIMMs or 4 buffered DIMMs to a single shared bus. It is also impractical to manufacture a single chip with more than two DDR memory buses (channels). Thus, it is impossible to connect more than 8 DIMMs to a single chip. This is typically the per-processor limitation as well. The obvious solution is to use a narrower, higher-speed bus to interface to memory, and to implement it as a point-to-point link, daisy-chaining additional modules. However, Intel have made two attempts at this, neither hugely successful: * RDRAM implements the bus on a DRAM chip. However, the high-speed circuitry increased power consumption, and the daisy-chaining caused significantly higher memory latency. Because it is difficult to implement high-speed circuitry on the same semiconductor process, costs were high. * FB-DIMMs add a separate memory controller chip to each memory DIMM. This "advanced memory buffer" (also known by the abbreviation AMB) provides the necessary high-speed circuitry. However, the same power and heat problems have arisen. AMD's answer to this is the G3MX chip. This is very similar to the AMB, but is intended to be placed on the motherboard, not on the DIMM. It can connect to multiple DIMMs but, to minimize latency, is not designed to be daisy-chained. The G3MX has an asymmetrical link to the processor, to match typical memory usage patterns. 20 differential signals supply read data to the processor, and 13 differential signals receive commands and write data. This totals 66 pins, less than half of what is required for a DDR2 or DDR3 interface. Thus, a processor can easily have 4 G3MX memory interfaces, each with 4 buffered DIMMs attached, allowing up to 16 DIMMs to feed one processor. (en)
gold:hypernym
prov:wasDerivedFrom
page length (characters) of wiki page
foaf:isPrimaryTopicOf
is Link from a Wikipage to another Wikipage of
is Wikipage redirect of
is foaf:primaryTopic of
Faceted Search & Find service v1.17_git147 as of Sep 06 2024


Alternative Linked Data Documents: ODE     Content Formats:   [cxml] [csv]     RDF   [text] [turtle] [ld+json] [rdf+json] [rdf+xml]     ODATA   [atom+xml] [odata+json]     Microdata   [microdata+json] [html]    About   
This material is Open Knowledge   W3C Semantic Web Technology [RDF Data] Valid XHTML + RDFa
OpenLink Virtuoso version 08.03.3332 as of Dec 5 2024, on Linux (x86_64-generic-linux-glibc212), Single-Server Edition (378 GB total memory, 51 GB memory in use)
Data on this page belongs to its respective rights holders.
Virtuoso Faceted Browser Copyright © 2009-2025 OpenLink Software