Standard Delay Format (SDF) is an IEEE standard for the representation and interpretation of timing data for use at any stage of an electronic design process. It finds wide applicability in design flows, and forms an efficient bridge between dynamic timing verification and static timing analysis. It was originally developed as an OVI standard, and later modified into the IEEE format. Technically only the SDF version 4.0 onwards are IEEE formats. It has usually two sections: one for interconnect delays and the other for cell delays. See also: VITAL, EDIF
Attributes | Values |
---|
rdf:type
| |
rdfs:label
| - Standard Delay Format (en)
- 标准延迟格式 (zh)
|
rdfs:comment
| - 标准延迟格式(英語:Standard Delay Format, SDF)是电气电子工程师学会关于集成电路设计中时序描述的标准表达格式。在整个设计流程中,标准延迟格式有着重要的应用,例如静态时序分析。 (zh)
- Standard Delay Format (SDF) is an IEEE standard for the representation and interpretation of timing data for use at any stage of an electronic design process. It finds wide applicability in design flows, and forms an efficient bridge between dynamic timing verification and static timing analysis. It was originally developed as an OVI standard, and later modified into the IEEE format. Technically only the SDF version 4.0 onwards are IEEE formats. It has usually two sections: one for interconnect delays and the other for cell delays. See also: VITAL, EDIF (en)
|
dct:subject
| |
Wikipage page ID
| |
Wikipage revision ID
| |
Link from a Wikipage to another Wikipage
| |
Link from a Wikipage to an external page
| |
sameAs
| |
dbp:wikiPageUsesTemplate
| |
has abstract
| - Standard Delay Format (SDF) is an IEEE standard for the representation and interpretation of timing data for use at any stage of an electronic design process. It finds wide applicability in design flows, and forms an efficient bridge between dynamic timing verification and static timing analysis. It was originally developed as an OVI standard, and later modified into the IEEE format. Technically only the SDF version 4.0 onwards are IEEE formats. It is an ASCII format that is represented in a tool and language independent way and includes path delays, values, and high level technology parameters. It has usually two sections: one for interconnect delays and the other for cell delays. SDF format can be used for back-annotation as well as forward-annotation. See also: VITAL, EDIF (en)
- 标准延迟格式(英語:Standard Delay Format, SDF)是电气电子工程师学会关于集成电路设计中时序描述的标准表达格式。在整个设计流程中,标准延迟格式有着重要的应用,例如静态时序分析。 (zh)
|
gold:hypernym
| |
prov:wasDerivedFrom
| |
page length (characters) of wiki page
| |
foaf:isPrimaryTopicOf
| |
is Link from a Wikipage to another Wikipage
of | |
is Wikipage disambiguates
of | |
is foaf:primaryTopic
of | |