About: VAXBI bus     Goto   Sponge   NotDistinct   Permalink

An Entity of Type : owl:Thing, within Data Space : dbpedia.demo.openlinksw.com associated with source document(s)
QRcode icon
http://dbpedia.demo.openlinksw.com/c/FK5rVpxPE

The VAXBI bus (VAX Bus Interconnect bus) is a computer bus designed and sold by the Digital Equipment Corporation (DEC) of Maynard, Massachusetts. The bus is an advanced, configuration-free synchronous bus used on DEC's later VAX computers. Like the Unibus and Q-Bus before it, it uses memory-mapped I/O but has 32-bit address and data paths. The VAXBI is a multiplexed bus with fully distributed arbitration and geographic addressing. It is used in the VAX 6000, VAX 8000 (82xx, 83xx, 85xx, 87xx, 88xx models) and the VAX 9000 systems and also on the MIPS R3000 based DECsystem 5800 series.

AttributesValues
rdfs:label
  • VAXBI bus (en)
rdfs:comment
  • The VAXBI bus (VAX Bus Interconnect bus) is a computer bus designed and sold by the Digital Equipment Corporation (DEC) of Maynard, Massachusetts. The bus is an advanced, configuration-free synchronous bus used on DEC's later VAX computers. Like the Unibus and Q-Bus before it, it uses memory-mapped I/O but has 32-bit address and data paths. The VAXBI is a multiplexed bus with fully distributed arbitration and geographic addressing. It is used in the VAX 6000, VAX 8000 (82xx, 83xx, 85xx, 87xx, 88xx models) and the VAX 9000 systems and also on the MIPS R3000 based DECsystem 5800 series. (en)
name
  • VAXBI bus (en)
foaf:depiction
  • http://commons.wikimedia.org/wiki/Special:FilePath/DEC-VAX-T1010-adapter.jpg
  • http://commons.wikimedia.org/wiki/Special:FilePath/DEC-VAX-T1019-ECC-memory.jpg
dct:subject
Wikipage page ID
Wikipage revision ID
Link from a Wikipage to another Wikipage
sameAs
dbp:wikiPageUsesTemplate
thumbnail
fullname
  • VAX Bus Interconnect bus (en)
width
has abstract
  • The VAXBI bus (VAX Bus Interconnect bus) is a computer bus designed and sold by the Digital Equipment Corporation (DEC) of Maynard, Massachusetts. The bus is an advanced, configuration-free synchronous bus used on DEC's later VAX computers. Like the Unibus and Q-Bus before it, it uses memory-mapped I/O but has 32-bit address and data paths. The VAXBI is a multiplexed bus with fully distributed arbitration and geographic addressing. All of the logic required to implement a VAXBI interface is contained within a single custom integrated circuit (the "BIIC") and the physical layout and printed wiring board layout for compliant cards is tightly specified, right down to the location of the dual amber status LEDs that are required. The portion of the card that is reserved for the bus interface is referred to as "the VAXBI corner". VAXBI licensees were given the appropriate engineering drawings to allow them to exactly replicate a compliant card. VAXBI cards mount into backplanes using a ZIF connector; depending on the backplane design, cards can be loaded from the top or the front side of the backplane. No cable connections are permitted on the cards; all connections are made via three uncommitted rows of backplane connectors. Similarly, no configuration jumpers are permitted on the cards; all setup is done by jumpers inserted on the backplane connectors or via software configuration. Originally conceived by its engineers to be an open bus, it was forced to be a tightly licensed bus by Digital's marketing and management, and was not nearly as successful as had originally been hoped-for. It is used in the VAX 6000, VAX 8000 (82xx, 83xx, 85xx, 87xx, 88xx models) and the VAX 9000 systems and also on the MIPS R3000 based DECsystem 5800 series. A PDP-11 implementation (the PDP-11/27) was envisioned but never advanced beyond the concept stage. (en)
invent-date
  • ~ (en)
invent-name
prov:wasDerivedFrom
page length (characters) of wiki page
foaf:isPrimaryTopicOf
is Link from a Wikipage to another Wikipage of
is Wikipage redirect of
is foaf:primaryTopic of
Faceted Search & Find service v1.17_git147 as of Sep 06 2024


Alternative Linked Data Documents: ODE     Content Formats:   [cxml] [csv]     RDF   [text] [turtle] [ld+json] [rdf+json] [rdf+xml]     ODATA   [atom+xml] [odata+json]     Microdata   [microdata+json] [html]    About   
This material is Open Knowledge   W3C Semantic Web Technology [RDF Data] Valid XHTML + RDFa
OpenLink Virtuoso version 08.03.3331 as of Sep 2 2024, on Linux (x86_64-generic-linux-glibc212), Single-Server Edition (378 GB total memory, 52 GB memory in use)
Data on this page belongs to its respective rights holders.
Virtuoso Faceted Browser Copyright © 2009-2024 OpenLink Software