This HTML5 document contains 85 embedded RDF statements represented using HTML+Microdata notation.

The embedded RDF content will be recognized by any processor of HTML5 Microdata.

Namespace Prefixes

PrefixIRI
n7https://hpc.fau.de/systems-services/systems-documentation-instructions/clusters/alex-cluster/
dctermshttp://purl.org/dc/terms/
dbohttp://dbpedia.org/ontology/
n18http://dbpedia.org/resource/File:
foafhttp://xmlns.com/foaf/0.1/
n14https://global.dbpedia.org/id/
dbpedia-hehttp://he.dbpedia.org/resource/
dbthttp://dbpedia.org/resource/Template:
rdfshttp://www.w3.org/2000/01/rdf-schema#
n15http://commons.wikimedia.org/wiki/Special:FilePath/
rdfhttp://www.w3.org/1999/02/22-rdf-syntax-ns#
owlhttp://www.w3.org/2002/07/owl#
wikipedia-enhttp://en.wikipedia.org/wiki/
dbpedia-bghttp://bg.dbpedia.org/resource/
dbphttp://dbpedia.org/property/
provhttp://www.w3.org/ns/prov#
dbchttp://dbpedia.org/resource/Category:
xsdhhttp://www.w3.org/2001/XMLSchema#
wikidatahttp://www.wikidata.org/entity/
dbrhttp://dbpedia.org/resource/

Statements

Subject Item
dbr:Nvidia_DGX
rdfs:label
Nvidia DGX
rdfs:comment
Nvidia DGX is a line of Nvidia-produced servers and workstations which specialize in using GPGPU to accelerate deep learning applications. The typical design of a DGX system is based upon a rackmount chassis with motherboard that carries high performance x86 server CPUs (Typically Intel Xeons, though recently the DGX A100 and DGX Station A100 utilize AMD EPYC CPUs). The main component of a DGX system is a set of 4 to 16 Nvidia Tesla GPU modules on an independent system board. DGX systems have large heatsinks and powerful fans to adequately cool thousands of watts of thermal output. The GPU modules are typically integrated into the system using a version of the SXM socket.
foaf:depiction
n15:NetApp_ONTAP_AI.jpg
dcterms:subject
dbc:AI_accelerators dbc:Nvidia_products dbc:GPGPU dbc:Parallel_computing
dbo:wikiPageID
50858569
dbo:wikiPageRevisionID
1123128346
dbo:wikiPageWikiLink
dbr:Volta_(microarchitecture) dbr:Mellanox dbr:Ampere_(microarchitecture) dbr:Xeon dbr:Motherboard dbr:Epyc dbr:X86 dbr:AI_accelerator_(computer_hardware) dbr:Daughter_card dbr:High_Bandwidth_Memory dbr:Video_random_access_memory dbr:DDR4_SDRAM dbr:High-performance_computing dbr:Argonne_National_Laboratory dbr:Computer_network dbr:NVMe dbr:InfiniBand dbr:PCI_express dbr:Network_interface_controller dbr:GPU dbr:Pascal_(microarchitecture) dbr:Selene_(supercomputer) dbr:Solid-state_drive dbr:VAST_Data dbr:NetApp dbr:SXM_(socket) dbr:Teraflop dbr:Nvidia_Tesla dbr:19-inch_rack dbr:TOP500 dbr:Supercomputer dbr:Deep_learning n18:NetApp_ONTAP_AI.jpg dbr:Computer_cluster dbc:AI_accelerators dbr:NVLink dbr:Data_processing_unit dbr:Eos_(supercomputer) dbr:Computer_tower dbr:Operating_system dbc:Nvidia_products dbr:FLOPS dbr:Dell_EMC dbr:Mellanox_Technologies dbr:Hewlett_Packard_Enterprise dbr:Floating-point_arithmetic dbr:Sapphire_Rapids dbr:Hopper_(microarchitecture) dbr:NVM_Express dbr:Mesh_network dbr:Water_cooling dbr:Random-access_memory dbr:Deep_Learning_Super_Sampling dbc:Parallel_computing dbr:HBM_2 dbr:Nvidia dbr:Turnkey dbr:FP16 dbc:GPGPU dbr:GPGPU dbr:Thermal_management_(electronics) dbr:IBM
dbo:wikiPageExternalLink
n7:%23a100
owl:sameAs
wikidata:Q24883926 dbpedia-bg:Nvidia_DGX-1 n14:2LSUA dbpedia-he:Nvidia_DGX
dbp:wikiPageUsesTemplate
dbt:Reflist dbt:Short_description dbt:Nvidia dbt:NvidiaDgxAccelerators
dbo:thumbnail
n15:NetApp_ONTAP_AI.jpg?width=300
dbo:abstract
Nvidia DGX is a line of Nvidia-produced servers and workstations which specialize in using GPGPU to accelerate deep learning applications. The typical design of a DGX system is based upon a rackmount chassis with motherboard that carries high performance x86 server CPUs (Typically Intel Xeons, though recently the DGX A100 and DGX Station A100 utilize AMD EPYC CPUs). The main component of a DGX system is a set of 4 to 16 Nvidia Tesla GPU modules on an independent system board. DGX systems have large heatsinks and powerful fans to adequately cool thousands of watts of thermal output. The GPU modules are typically integrated into the system using a version of the SXM socket.
prov:wasDerivedFrom
wikipedia-en:Nvidia_DGX?oldid=1123128346&ns=0
dbo:wikiPageLength
20651
foaf:isPrimaryTopicOf
wikipedia-en:Nvidia_DGX