This HTML5 document contains 145 embedded RDF statements represented using HTML+Microdata notation.

The embedded RDF content will be recognized by any processor of HTML5 Microdata.

Namespace Prefixes

PrefixIRI
dctermshttp://purl.org/dc/terms/
yago-reshttp://yago-knowledge.org/resource/
dbohttp://dbpedia.org/ontology/
foafhttp://xmlns.com/foaf/0.1/
n24http://www.cpushack.com/CPU/
n13http://dbpedia.org/resource/File:
dbpedia-huhttp://hu.dbpedia.org/resource/
dbpedia-eshttp://es.dbpedia.org/resource/
n20https://global.dbpedia.org/id/
yagohttp://dbpedia.org/class/yago/
dbthttp://dbpedia.org/resource/Template:
rdfshttp://www.w3.org/2000/01/rdf-schema#
freebasehttp://rdf.freebase.com/ns/
n11http://commons.wikimedia.org/wiki/Special:FilePath/
dbpedia-nohttp://no.dbpedia.org/resource/
rdfhttp://www.w3.org/1999/02/22-rdf-syntax-ns#
n29http://dbpedia.org/resource/I/
owlhttp://www.w3.org/2002/07/owl#
dbpedia-ithttp://it.dbpedia.org/resource/
n28http://dbpedia.org/resource/RS/
wikipedia-enhttp://en.wikipedia.org/wiki/
dbpedia-frhttp://fr.dbpedia.org/resource/
dbphttp://dbpedia.org/property/
dbchttp://dbpedia.org/resource/Category:
provhttp://www.w3.org/ns/prov#
xsdhhttp://www.w3.org/2001/XMLSchema#
wikidatahttp://www.wikidata.org/entity/
goldhttp://purl.org/linguistics/gold/
dbrhttp://dbpedia.org/resource/
dbpedia-jahttp://ja.dbpedia.org/resource/

Statements

Subject Item
dbr:POWER1
rdf:type
yago:Merchandise103748886 yago:Commodity103076708 yago:PhysicalEntity100001930 yago:Whole100003553 yago:WikicatIBMMicroprocessors yago:Device103183080 yago:WikicatIBMProducts yago:SemiconductorDevice104171831 yago:Conductor103088707 yago:Microprocessor103760310 yago:Artifact100021939 yago:Instrumentality103575240 yago:Object100002684 yago:Chip103020034
rdfs:label
POWER1 POWER1 POWER1 POWER1 POWER1
rdfs:comment
Il POWER1 era un processore RISC a 32 bit prodotto da IBM. Fu il primo processore ad implementare l'instruction set POWER e venne presentato nel 1990 come CPU della linea RISC System/6000, in seguito rinominata RS/6000. Inizialmente il processore era chiamato RIOS o RIOS I. El POWER1 es una CPU multichip desarrollada y fabricada por IBM que implementó la arquitectura del conjunto de instrucciones (ISA) POWER. Originalmente se conocía como CPU RISC System/6000 o, en forma abreviada, CPU RS/6000, antes de que la introducción de los sucesores requiriera que el nombre original fuera reemplazado por uno que usó el mismo esquema de nombres (POWERn) que sus sucesores para diferenciarlo de los diseños más nuevos. POWER1(パワーワン)は、IBMが設計・製造した、POWER命令セットアーキテクチャを最初に持った、マルチチップのマイクロプロセッサである。POWER1は1990年に登場した。POWER1+(パワーワンプラス)とPOWER1++は改良版、RSCはシングルチップの派生製品、更にPowerPC 601はRSCの派生製品である。1993年には後継のPOWER2に置き換えられた。 The POWER1 is a multi-chip CPU developed and fabricated by IBM that implemented the POWER instruction set architecture (ISA). It was originally known as the RISC System/6000 CPU or, when in an abbreviated form, the RS/6000 CPU, before introduction of successors required the original name to be replaced with one that used the same naming scheme (POWERn) as its successors in order to differentiate it from the newer designs. Le POWER1 est un processeur multi-puces développé et fabriqué par IBM implémentant le jeu d'instruction POWER (Performance Optimisation With Enhanced RISC). Il a été annoncé en 1990 et a été initialement utilisé dans la première gamme de machines RISC System/6000. La configuration d'origine avait une vitesse d'horloge de 25 MHz et une puissance de 50 MFLOPS.
dbp:name
POWER1
foaf:depiction
n11:IBM_POWER1_processor.jpg n11:RIOS-1_schema.png n11:RIOS-9_schema.png
dcterms:subject
dbc:Superscalar_microprocessors dbc:IBM_microprocessors dbc:32-bit_microprocessors
dbo:wikiPageID
1199734
dbo:wikiPageRevisionID
1097019669
dbo:wikiPageWikiLink
dbr:Register_renaming dbr:Semiconductor_device_fabrication dbr:Pipeline_(computing) dbr:Translation_lookaside_buffer dbr:Transistor dbr:Virtual_address dbr:32-bit dbr:Address_space dbr:MHz dbr:Server_(computing) dbr:IBM_Scalable_POWERparallel dbr:Memory_controller dbr:RAM dbr:Multiply–accumulate dbr:Integrated_circuit dbr:CPU_cache dbr:Subroutine n13:IBM_POWER1_processor.jpg dbr:Workstations dbr:Out-of-order_execution dbr:Printed_circuit_board dbr:IBM_ROMP dbr:Power_ISA dbr:POWER5 dbr:POWER8 dbr:Optical_fiber dbr:Branch_predictor dbr:Micro_Channel_architecture dbr:Endianness dbr:Power10 dbr:Bus_(computing) dbr:PowerPC_600 dbr:RISC_Single_Chip dbr:Double_precision dbr:Clock_rate dbc:Superscalar_microprocessors dbr:IBM dbr:Digital_signal_processor dbr:Watt dbr:Pin_grid_array dbr:Central_processing_unit dbr:Gigabyte dbr:Memory_scrubbing dbr:Program_counter dbr:Branch_(computer_science) dbr:PowerPC dbr:CMOS dbr:RAD6000 dbr:Superscalar dbr:Dynamic_random_access_memory dbr:Multiprocessing dbr:SIMD dbr:Static_random_access_memory dbr:Serial_communication dbr:Arithmetic_logic_unit dbr:POWER7 dbr:Instruction_set dbr:Harvard_architecture dbr:Bit_steering dbr:Floating_point_unit dbc:IBM_microprocessors dbr:RS64 dbr:Fused_multiply–add dbr:POWER6 dbr:POWER9 dbr:Single_precision dbr:POWER2 dbr:POWER3 dbr:POWER4 dbr:Direct_memory_access dbc:32-bit_microprocessors n13:RIOS-1_schema.png dbr:Interrupt n13:RIOS-9_schema.png dbr:GNU_Compiler_Collection dbr:IBM_POWER_Instruction_Set_Architecture dbr:RISC n28:6000 dbr:Mainframe_computer n29:O
dbo:wikiPageExternalLink
n24:cpu.html
owl:sameAs
dbpedia-es:POWER1 freebase:m.04jpgd1 dbpedia-it:POWER1 dbpedia-fr:POWER1 wikidata:Q1090904 dbpedia-no:POWER1 n20:A3bT dbpedia-hu:POWER1 yago-res:POWER1 dbpedia-ja:POWER1
dbp:wikiPageUsesTemplate
dbt:POWER,_PowerPC,_and_Power_ISA dbt:Short_description dbt:More_footnotes dbt:Cite_journal dbt:Infobox_CPU dbt:Reflist dbt:Cite_book
dbo:thumbnail
n11:IBM_POWER1_processor.jpg?width=300
dbp:arch
dbr:IBM_POWER_Instruction_Set_Architecture
dbp:producedStart
1990
dbp:successor
dbr:POWER2
dbo:abstract
Il POWER1 era un processore RISC a 32 bit prodotto da IBM. Fu il primo processore ad implementare l'instruction set POWER e venne presentato nel 1990 come CPU della linea RISC System/6000, in seguito rinominata RS/6000. Inizialmente il processore era chiamato RIOS o RIOS I. Le POWER1 est un processeur multi-puces développé et fabriqué par IBM implémentant le jeu d'instruction POWER (Performance Optimisation With Enhanced RISC). Il a été annoncé en 1990 et a été initialement utilisé dans la première gamme de machines RISC System/6000. La configuration d'origine avait une vitesse d'horloge de 25 MHz et une puissance de 50 MFLOPS. El POWER1 es una CPU multichip desarrollada y fabricada por IBM que implementó la arquitectura del conjunto de instrucciones (ISA) POWER. Originalmente se conocía como CPU RISC System/6000 o, en forma abreviada, CPU RS/6000, antes de que la introducción de los sucesores requiriera que el nombre original fuera reemplazado por uno que usó el mismo esquema de nombres (POWERn) que sus sucesores para diferenciarlo de los diseños más nuevos. POWER1(パワーワン)は、IBMが設計・製造した、POWER命令セットアーキテクチャを最初に持った、マルチチップのマイクロプロセッサである。POWER1は1990年に登場した。POWER1+(パワーワンプラス)とPOWER1++は改良版、RSCはシングルチップの派生製品、更にPowerPC 601はRSCの派生製品である。1993年には後継のPOWER2に置き換えられた。 The POWER1 is a multi-chip CPU developed and fabricated by IBM that implemented the POWER instruction set architecture (ISA). It was originally known as the RISC System/6000 CPU or, when in an abbreviated form, the RS/6000 CPU, before introduction of successors required the original name to be replaced with one that used the same naming scheme (POWERn) as its successors in order to differentiate it from the newer designs.
dbp:designfirm
IBM
gold:hypernym
dbr:CPU
prov:wasDerivedFrom
wikipedia-en:POWER1?oldid=1097019669&ns=0
dbo:wikiPageLength
15714
foaf:isPrimaryTopicOf
wikipedia-en:POWER1