This HTML5 document contains 162 embedded RDF statements represented using HTML+Microdata notation.

The embedded RDF content will be recognized by any processor of HTML5 Microdata.

Namespace Prefixes

PrefixIRI
n59https://ark.intel.com/content/www/us/en/ark/products/208076/
dbthttp://dbpedia.org/resource/Template:
n5https://ark.intel.com/content/www/us/en/ark/products/213798/
wikipedia-enhttp://en.wikipedia.org/wiki/
n8https://ark.intel.com/content/www/us/en/ark/products/213801/
dbrhttp://dbpedia.org/resource/
n32https://ark.intel.com/content/www/us/en/ark/products/208667/
n52https://ark.intel.com/content/www/us/en/ark/products/208659/
n68https://ark.intel.com/content/www/us/en/ark/products/217183/
n12https://ark.intel.com/content/www/us/en/ark/products/196655/
n53https://ark.intel.com/content/www/us/en/ark/products/208660/
n62https://ark.intel.com/content/www/us/en/ark/products/208081/
dbpedia-hehttp://he.dbpedia.org/resource/
n33https://ark.intel.com/content/www/us/en/ark/products/208646/
n15https://ark.intel.com/content/www/us/en/ark/products/213805/
n34https://ark.intel.com/content/www/us/en/ark/products/208652/
n9https://ark.intel.com/content/www/us/en/ark/products/128916/
n11https://ark.intel.com/content/www/us/en/ark/products/213803/
dctermshttp://purl.org/dc/terms/
rdfshttp://www.w3.org/2000/01/rdf-schema#
n56https://ark.intel.com/content/www/us/en/ark/products/208664/
rdfhttp://www.w3.org/1999/02/22-rdf-syntax-ns#
n37https://ark.intel.com/content/www/us/en/ark/products/215569/
n18https://ark.intel.com/content/www/us/en/ark/products/208656/
n42https://ark.intel.com/content/www/us/en/ark/products/208920/
dbphttp://dbpedia.org/property/
n21https://ark.intel.com/content/www/us/en/ark/products/208662/
n47https://ark.intel.com/content/www/us/en/ark/products/209736/
xsdhhttp://www.w3.org/2001/XMLSchema#
n35https://ark.intel.com/content/www/us/en/ark/products/213797/
dbpedia-ukhttp://uk.dbpedia.org/resource/
dbohttp://dbpedia.org/ontology/
n7https://ark.intel.com/content/www/us/en/ark/products/213800/
n14https://ark.intel.com/content/www/us/en/ark/products/196656/
dbpedia-jahttp://ja.dbpedia.org/resource/
n61https://ark.intel.com/content/www/us/en/ark/products/208079/
n20https://ark.intel.com/content/www/us/en/ark/products/208658/
n45https://ark.intel.com/content/www/us/en/ark/products/208922/
n67https://ark.intel.com/content/www/us/en/ark/products/217182/
dbchttp://dbpedia.org/resource/Category:
dbpedia-dehttp://de.dbpedia.org/resource/
n6https://ark.intel.com/content/www/us/en/ark/products/213799/
n50https://ark.intel.com/content/www/us/en/ark/products/208651/
n36https://ark.intel.com/content/www/us/en/ark/products/208072/
n38https://ark.intel.com/content/www/us/en/ark/products/215570/
dbpedia-ruhttp://ru.dbpedia.org/resource/
wikidatahttp://www.wikidata.org/entity/
n25https://ark.intel.com/content/www/us/en/ark/products/128915/
n40https://ark.intel.com/content/www/us/en/ark/products/213802/
n24https://global.dbpedia.org/id/
n55https://ark.intel.com/content/www/us/en/ark/products/208663/
n69https://ark.intel.com/content/www/us/en/ark/products/217184/
n43https://ark.intel.com/content/www/us/en/ark/
dbpedia-ithttp://it.dbpedia.org/resource/
n54https://ark.intel.com/content/www/us/en/ark/products/208661/
n48https://ark.intel.com/content/www/us/en/ark/products/208082/
n46https://ark.intel.com/content/www/us/en/ark/products/209735/
n16https://ark.intel.com/content/www/us/en/ark/products/213806/
n58https://ark.intel.com/content/www/us/en/ark/products/208074/
provhttp://www.w3.org/ns/prov#
foafhttp://xmlns.com/foaf/0.1/
n22https://ark.intel.com/content/www/us/en/ark/products/213796/
n13https://ark.intel.com/content/www/us/en/ark/products/213804/
dbpedia-zhhttp://zh.dbpedia.org/resource/
n17https://ark.intel.com/content/www/us/en/ark/products/197384/
n60https://ark.intel.com/content/www/us/en/ark/products/208078/
n51https://ark.intel.com/content/www/us/en/ark/products/208657/
n66https://ark.intel.com/content/www/us/en/ark/products/217181/
n44https://ark.intel.com/content/www/us/en/ark/products/208921/
owlhttp://www.w3.org/2002/07/owl#

Statements

Subject Item
dbr:Tiger_Lake
rdfs:label
Tiger Lake Tiger Lake Tiger Lake Tiger Lake Intel-Tiger-Lake-Mikroarchitektur Tiger Lakeマイクロアーキテクチャ Tiger Lake
rdfs:comment
Tiger Lake — мікроархітектура центральних процесорів компанії Intel, що є третьою версією технологічного процесу («10nm++», за термінологією Intel), і приходить на зміну .. Представляє етап «оптимізація» у моделі Intel «процес — архітектура — оптимізація». Має чотири ядра і проектовану теплову потужність кристалу 9 або 25 ват.Використовується у деяких лептопах «Project Athena».Розмір кристалу — 13,6 × 10.7 мм (площа 146,1 мм2), що є на 19,2% ширшим, ніж кристал Ice Lake (11,4 × 10,7 мм, 122,5 мм2). Постачання процесорів фірмам-розробникам комп'ютерів розпочалося на початку вересня 2020 року. Die Tiger-Lake-Mikroarchitektur ist der Nachfolger der Ice-Lake-Mikroarchitektur, die Vorstellung erfolgte im September 2020, Auslieferung erster Notebooks dieser Architektur sind in Deutschland ab November 2020 erfolgt. Im Vergleich zum Vorgänger Ice-Lake kommt ein 10-nm-Herstellungsprozess zum Einsatz, der sowohl von den erreichbaren Taktfrequenzen als auch von der Energieeffizienz dem weiterhin von Intel verwendeten 14-nm++-Prozess überlegen sein soll. Intel vermarktet CPUs mit dieser Mikroarchitektur als Core-i-Prozessoren der 11. Generation. Tiger Lake是英特尔第11代酷睿移动处理器的代号，采用英特尔第三代10纳米制程制造，基于。Tiger Lake将取代上一代的Ice Lake系列移动处理器。英特尔于2020年8月5日宣布，該公司将于2020年9月2日通过网络直播正式推出Tiger Lake。 Tiger Lake is Intel's codename for the 11th generation Intel Core mobile processors based on the new Willow Cove Core microarchitecture, manufactured using Intel's third-generation 10 nm process node known as 10SF ("10 nm SuperFin"). Tiger Lake replaces the Ice Lake family of mobile processors, representing an Optimization step in Intel's process–architecture–optimization model. Tiger Lake è il nome in codice di Intel per i processori Intel Core di undicesima generazione per dispositivi mobili basati sulla nuova microarchitettura Willow Cove Core, prodotta utilizzando la terza generazione del processo produttivo a 10 nm (denominato "10nm SuperFin"). Intel ha annunciato il 5 agosto 2020 che avrebbe lanciato Tiger Lake il 2 settembre 2020 tramite webcast. Tiger Lake sostituisce la famiglia di processori mobili Ice Lake rappresentando la fase di ottimizzazione nel modello di sviluppo PAO. Tiger Lake（タイガーレイク）とは、2020年にインテルより発売されたマイクロプロセッサの開発コードである。 第11世代インテル Core プロセッサーなどに採用され、2021年1月にはハイパフォーマンスの35W版、2021年5月には8コア版がリリースされた。 Tiger Lake — кодовое имя семейства процессоров фирмы Intel 11-го поколения на микроархитектуре Willow Cove, представляющей собой дальнейшее эволюционное развитие микроархитектуры Sunny Cove семейства Ice Lake. Чипы изготавливаются на технологическом процессе SuperFin 10 нанометров. Согласно этапам разработки процессоров Intel — это так называемый этап «так», на котором производственный техпроцесс не меняется, а оптимизируется. Презентации семейства состоялась 13 августа 2020 года в рамках мероприятия Intel Architecture Day 2020, а официальная премьера 2 сентября 2020 года.
dbp:name
Tiger Lake
dcterms:subject
dbc:Transactional_memory dbc:Intel_microarchitectures dbc:Intel_products
dbo:wikiPageID
50171156
dbo:wikiPageRevisionID
1118082538
dbo:wikiPageWikiLink
dbr:Execution_unit dbr:USB4 dbr:Process–architecture–optimization_model dbr:Washington_(state) dbr:Intel_Xe dbr:Intel_vPro dbr:10_nm_process dbr:LPDDR dbr:X86-64 dbr:PCI_Express dbc:Transactional_memory dbr:4K_resolution dbc:Intel_microarchitectures dbr:VP9 dbr:Willow_Cove dbr:Willow_Cove_(microarchitecture) dbr:Intel_Core dbr:Thermal_design_power dbr:Ball_grid_array dbr:AV1 dbr:Ice_Lake_(microprocessor) dbr:8K_resolution dbr:Random-access_memory dbr:SSD dbr:Alder_Lake dbr:Comet_Lake_(microprocessor) dbr:Control-flow_integrity dbr:Shadow_stack dbr:Puget_Sound dbc:Intel_products dbr:FinFET dbr:M.2 dbr:Process-Architecture-Optimization_model dbr:LPDDR5 dbr:High_Efficiency_Video_Coding dbr:List_of_Intel_CPU_microarchitectures dbr:Microarchitecture dbr:List_of_Intel_codenames dbr:Thunderbolt_(interface) dbr:Intel_Graphics_Technology dbr:High-dynamic-range_video dbr:Intel dbr:Dolby_Vision dbr:10_nanometer
dbo:wikiPageExternalLink
n5:intel-core-i9-11950h-processor-24m-cache-up-to-4-90-ghz.html n6:intel-core-i7-11850h-processor-24m-cache-up-to-4-80-ghz.html n7:intel-core-i9-11980hk-processor-24m-cache-up-to-4-90-ghz.html n8:intel-core-i9-11900h-processor-24m-cache-up-to-4-80-ghz.html n9:intel-core-i5-11500b-processor-12m-cache-up-to-4-60-ghz.html n11:intel-core-i7-11800h-processor-24m-cache-up-to-4-60-ghz.html n12:intel-core-i7-11370h-processor-12m-cache-up-to-4-80-ghz-with-ipu.html n13:intel-core-i5-11500h-processor-12m-cache-up-to-4-60-ghz.html n14:intel-core-i5-11300h-processor-8m-cache-up-to-4-40-ghz-with-ipu.html n15:intel-core-i5-11400h-processor-12m-cache-up-to-4-50-ghz.html n16:intel-core-i5-11260h-processor-12m-cache-up-to-4-40-ghz.html n17:intel-core-i7-11375h-processor-12m-cache-up-to-5-00-ghz-with-ipu.html n18:intel-core-i3-1125g4-processor-8m-cache-up-to-3-70-ghz.html n20:intel-core-i5-1135g7-processor-8m-cache-up-to-4-20-ghz.html n21:intel-core-i7-1165g7-processor-12m-cache-up-to-4-70-ghz.html n22:intel-xeon-w-11955m-processor-24m-cache-2-60-ghz.html n25:intel-core-i7-11700b-processor-24m-cache-up-to-4-80-ghz.html n32:intel-pentium-gold-7505-processor-4m-cache-up-to-3-50-ghz-with-ipu.html n33:intel-celeron-6305-processor-4m-cache-1-80-ghz-with-ipu.html n34:intel-core-i3-1115g4-processor-6m-cache-up-to-4-10-ghz.html n35:intel-xeon-w-11855m-processor-18m-cache-3-20-ghz.html n36:intel-celeron-6305e-processor-4m-cache-1-80-ghz.html n37:intel-core-i3-11100b-processor-12m-cache-3-60-ghz.html n38:intel-core-i9-11900kb-processor-24m-cache-up-to-4-90-ghz.html n40:intel-core-i711600h-processor-18m-cache-up-to-4-60-ghz.html n42:intel-core-i3-1115g4-processor-6m-cache-up-to-4-10-ghz-with-ipu.html n43:compare.html%3FproductIds=215570,128915,128916,215569 n44:intel-core-i7-1165g7-processor-12m-cache-up-to-4-70-ghz-with-ipu.html n45:intel-core-i5-1135g7-processor-8m-cache-up-to-4-20-ghz-with-ipu.html n46:intel-core-i3-1125g4-processor-8m-cache-up-to-3-70-ghz-with-ipu.html n47:intel-core-i3-1120g4-processor-8m-cache-up-to-3-70-ghz-with-ipu.html n48:intel-core-i7-1185gre-processor-12m-cache-up-to-4-40-ghz.html n50:intel-core-i3-1110g4-processor-6m-cache-up-to-3-90-ghz-with-ipu.html n51:intel-core-i5-1130g7-processor-8m-cache-up-to-4-00-ghz-with-ipu.html n52:intel-core-i5-1140g7-processor-8m-cache-up-to-4-20-ghz-with-ipu.html n53:intel-core-i5-1145g7-processor-8m-cache-up-to-4-40-ghz-with-ipu.html n54:intel-core-i7-1160g7-processor-12m-cache-up-to-4-40-ghz-with-ipu.html n55:intel-core-i7-1180g7-processor-12m-cache-up-to-4-60-ghz-with-ipu.html n56:intel-core-i7-1185g7-processor-12m-cache-up-to-4-80-ghz-with-ipu.html n58:intel-core-i3-1115gre-processor-6m-cache-up-to-3-90-ghz.html n59:intel-core-i7-1185g7e-processor-12m-cache-up-to-4-40-ghz.html n60:intel-core-i5-1145gre-processor-8m-cache-up-to-4-10-ghz.html n61:intel-core-i3-1115g4e-processor-6m-cache-up-to-3-90-ghz.html n62:intel-core-i5-1145g7e-processor-8m-cache-up-to-4-10-ghz.html n66:intel-core-i7-1195g7-processor-12m-cache-up-to-5-00-ghz-with-ipu.html n67:intel-core-i711390h-processor-12m-cache-up-to-5-00-ghz-with-ipu.html n68:intel-core-i511320h-processor-8m-cache-up-to-4-50-ghz-with-ipu.html n69:intel-core-i5-1155g7-processor-8m-cache-up-to-4-50-ghz-with-ipu.html
owl:sameAs
n24:2MUte dbpedia-it:Tiger_Lake dbpedia-ru:Tiger_Lake wikidata:Q25024949 dbpedia-ja:Tiger_Lakeマイクロアーキテクチャ dbpedia-de:Intel-Tiger-Lake-Mikroarchitektur dbpedia-zh:Tiger_Lake dbpedia-he:טייגר_לייק dbpedia-uk:Tiger_Lake
dbp:sizeFrom
Intel 10 nm SuperFin process
dbp:socket
BGA 1449, BGA 1787
dbp:wikiPageUsesTemplate
dbt:About dbt:Abbr dbt:Short_description dbt:Row_hover_highlight dbt:NA dbt:R dbt:Intel_processor_roadmap dbt:Ubl dbt:Infobox_CPU dbt:Reflist dbt:Intel_processors dbt:Further dbt:Start_date_and_age
dbp:arch
dbr:X86-64
dbp:code
80690
dbp:predecessor
Mobile and desktop: Comet Lake Mobile: Ice Lake
dbp:successor
dbr:Alder_Lake
dbo:abstract
Tiger Lake是英特尔第11代酷睿移动处理器的代号，采用英特尔第三代10纳米制程制造，基于。Tiger Lake将取代上一代的Ice Lake系列移动处理器。英特尔于2020年8月5日宣布，該公司将于2020年9月2日通过网络直播正式推出Tiger Lake。 Tiger Lake è il nome in codice di Intel per i processori Intel Core di undicesima generazione per dispositivi mobili basati sulla nuova microarchitettura Willow Cove Core, prodotta utilizzando la terza generazione del processo produttivo a 10 nm (denominato "10nm SuperFin"). Intel ha annunciato il 5 agosto 2020 che avrebbe lanciato Tiger Lake il 2 settembre 2020 tramite webcast. Tiger Lake sostituisce la famiglia di processori mobili Ice Lake rappresentando la fase di ottimizzazione nel modello di sviluppo PAO. Tiger Lake include modelli quad-core e dual-core con un TDP configurabile tra 7 W e 28 W. I processori Tiger Lake saranno alla base di alcuni laptop che rientrano nel programma "Project Athena 2.0" che saranno identificati dal logo "Intel EVO powered by Core". Il die quad-core misura 13,6 x 10,7 mm (146,1 mm 2), ovvero è il 19,2% più largo del die quad-core di Ice Lake, che misura 11,4 x 10,7 mm (122,5 mm 2 ) ma integra una GPU con 96EU contro 64EU del predecessore. Secondo Yehuda Nissan e il suo team, l'architettura prende il nome da un lago al di là di Puget Sound, Washington. Tiger Lake is Intel's codename for the 11th generation Intel Core mobile processors based on the new Willow Cove Core microarchitecture, manufactured using Intel's third-generation 10 nm process node known as 10SF ("10 nm SuperFin"). Tiger Lake replaces the Ice Lake family of mobile processors, representing an Optimization step in Intel's process–architecture–optimization model. Tiger Lake processors launched on September 2, 2020, are part of the Tiger Lake-U family and include dual-core and quad-core 9 W (7–15 W) TDP and 15 W (12–28 W) TDP models. They power 2020 "Project Athena" laptops. The quad-core 96 EU die measures 13.6 × 10.7 mm (146.1 mm2), which is 19.2% wider than the 11.4 × 10.7 mm (122.5 mm2) quad-core 64 EU Ice Lake die. The 8-core 32 EU die used in Tiger Lake-H is around 190 mm2. According to Yehuda Nissan and his team, the architecture is named after a lake across Puget Sound, Washington from Seattle. Laptops based on Tiger Lake started to sell in October 2020. The Tiger Lake-H35 processors were launched on January 11, 2021. These quad-core processors are designed for "ultraportable gaming" laptops with 28-35 W TDP. Intel also announced that the Tiger Lake-H processors with 45 W TDP and up to eight cores will become available in Q1 2021. Intel officially launched 11th Gen Intel Core-H series on May 11, 2021 and announced 11th Gen Intel Core Tiger Lake Refresh series on May 30, 2021. Die Tiger-Lake-Mikroarchitektur ist der Nachfolger der Ice-Lake-Mikroarchitektur, die Vorstellung erfolgte im September 2020, Auslieferung erster Notebooks dieser Architektur sind in Deutschland ab November 2020 erfolgt. Im Vergleich zum Vorgänger Ice-Lake kommt ein 10-nm-Herstellungsprozess zum Einsatz, der sowohl von den erreichbaren Taktfrequenzen als auch von der Energieeffizienz dem weiterhin von Intel verwendeten 14-nm++-Prozess überlegen sein soll. Intel vermarktet CPUs mit dieser Mikroarchitektur als Core-i-Prozessoren der 11. Generation. Tiger Lake（タイガーレイク）とは、2020年にインテルより発売されたマイクロプロセッサの開発コードである。 第11世代インテル Core プロセッサーなどに採用され、2021年1月にはハイパフォーマンスの35W版、2021年5月には8コア版がリリースされた。 Tiger Lake — кодовое имя семейства процессоров фирмы Intel 11-го поколения на микроархитектуре Willow Cove, представляющей собой дальнейшее эволюционное развитие микроархитектуры Sunny Cove семейства Ice Lake. Чипы изготавливаются на технологическом процессе SuperFin 10 нанометров. Согласно этапам разработки процессоров Intel — это так называемый этап «так», на котором производственный техпроцесс не меняется, а оптимизируется. Презентации семейства состоялась 13 августа 2020 года в рамках мероприятия Intel Architecture Day 2020, а официальная премьера 2 сентября 2020 года. Tiger Lake — мікроархітектура центральних процесорів компанії Intel, що є третьою версією технологічного процесу («10nm++», за термінологією Intel), і приходить на зміну .. Представляє етап «оптимізація» у моделі Intel «процес — архітектура — оптимізація». Має чотири ядра і проектовану теплову потужність кристалу 9 або 25 ват.Використовується у деяких лептопах «Project Athena».Розмір кристалу — 13,6 × 10.7 мм (площа 146,1 мм2), що є на 19,2% ширшим, ніж кристал Ice Lake (11,4 × 10,7 мм, 122,5 мм2). Постачання процесорів фірмам-розробникам комп'ютерів розпочалося на початку вересня 2020 року.
dbp:clock
5.0
dbp:created
0001-09-02 Pre-installed-availability:
dbp:gpu
Intel Xe-based integrated graphics
dbp:instructions
dbr:X86-64
dbp:l1cache
80
dbp:l2cache
1.25
dbp:l3cache
Up to 24 MB, shared
dbp:microarch
dbr:Willow_Cove
dbp:numcores
2
dbp:pcode
TGL
prov:wasDerivedFrom
wikipedia-en:Tiger_Lake?oldid=1118082538&ns=0
dbo:wikiPageLength
35609
foaf:isPrimaryTopicOf
wikipedia-en:Tiger_Lake